135 lines
3.3 KiB
C
135 lines
3.3 KiB
C
/*
|
|
* Generic SH7786 PCI-Express operations.
|
|
*
|
|
* Copyright (C) 2009 Paul Mundt
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License v2. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/io.h>
|
|
#include <linux/spinlock.h>
|
|
#include "pcie-sh7786.h"
|
|
|
|
enum {
|
|
PCI_ACCESS_READ,
|
|
PCI_ACCESS_WRITE,
|
|
};
|
|
|
|
static DEFINE_SPINLOCK(sh7786_pcie_lock);
|
|
|
|
static int sh7786_pcie_config_access(unsigned char access_type,
|
|
struct pci_bus *bus, unsigned int devfn, int where, u32 *data)
|
|
{
|
|
struct pci_channel *chan = bus->sysdata;
|
|
int dev, func;
|
|
|
|
dev = PCI_SLOT(devfn);
|
|
func = PCI_FUNC(devfn);
|
|
|
|
if (bus->number > 255 || dev > 31 || func > 7)
|
|
return PCIBIOS_FUNC_NOT_SUPPORTED;
|
|
if (devfn)
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
/* Set the PIO address */
|
|
pci_write_reg(chan, (bus->number << 24) | (dev << 19) |
|
|
(func << 16) | (where & ~3), SH4A_PCIEPAR);
|
|
|
|
/* Enable the configuration access */
|
|
pci_write_reg(chan, (1 << 31), SH4A_PCIEPCTLR);
|
|
|
|
if (access_type == PCI_ACCESS_READ)
|
|
*data = pci_read_reg(chan, SH4A_PCIEPDR);
|
|
else
|
|
pci_write_reg(chan, *data, SH4A_PCIEPDR);
|
|
|
|
/* Check for master and target aborts */
|
|
if (pci_read_reg(chan, SH4A_PCIEPCICONF1) & ((1 << 29) | (1 << 28)))
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int sh7786_pcie_read(struct pci_bus *bus, unsigned int devfn,
|
|
int where, int size, u32 *val)
|
|
{
|
|
unsigned long flags;
|
|
int ret;
|
|
u32 data;
|
|
|
|
if ((size == 2) && (where & 1))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
else if ((size == 4) && (where & 3))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
spin_lock_irqsave(&sh7786_pcie_lock, flags);
|
|
ret = sh7786_pcie_config_access(PCI_ACCESS_READ, bus,
|
|
devfn, where, &data);
|
|
if (ret != PCIBIOS_SUCCESSFUL)
|
|
goto out;
|
|
|
|
if (size == 1)
|
|
*val = (data >> ((where & 3) << 3)) & 0xff;
|
|
else if (size == 2)
|
|
*val = (data >> ((where & 2) << 3)) & 0xffff;
|
|
else
|
|
*val = data;
|
|
|
|
dev_dbg(&bus->dev, "pcie-config-read: bus=%3d devfn=0x%04x "
|
|
"where=0x%04x size=%d val=0x%08lx\n", bus->number,
|
|
devfn, where, size, (unsigned long)*val);
|
|
|
|
out:
|
|
spin_unlock_irqrestore(&sh7786_pcie_lock, flags);
|
|
return ret;
|
|
}
|
|
|
|
static int sh7786_pcie_write(struct pci_bus *bus, unsigned int devfn,
|
|
int where, int size, u32 val)
|
|
{
|
|
unsigned long flags;
|
|
int shift, ret;
|
|
u32 data;
|
|
|
|
if ((size == 2) && (where & 1))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
else if ((size == 4) && (where & 3))
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
spin_lock_irqsave(&sh7786_pcie_lock, flags);
|
|
ret = sh7786_pcie_config_access(PCI_ACCESS_READ, bus,
|
|
devfn, where, &data);
|
|
if (ret != PCIBIOS_SUCCESSFUL)
|
|
goto out;
|
|
|
|
dev_dbg(&bus->dev, "pcie-config-write: bus=%3d devfn=0x%04x "
|
|
"where=0x%04x size=%d val=%08lx\n", bus->number,
|
|
devfn, where, size, (unsigned long)val);
|
|
|
|
if (size == 1) {
|
|
shift = (where & 3) << 3;
|
|
data &= ~(0xff << shift);
|
|
data |= ((val & 0xff) << shift);
|
|
} else if (size == 2) {
|
|
shift = (where & 2) << 3;
|
|
data &= ~(0xffff << shift);
|
|
data |= ((val & 0xffff) << shift);
|
|
} else
|
|
data = val;
|
|
|
|
ret = sh7786_pcie_config_access(PCI_ACCESS_WRITE, bus,
|
|
devfn, where, &data);
|
|
out:
|
|
spin_unlock_irqrestore(&sh7786_pcie_lock, flags);
|
|
return ret;
|
|
}
|
|
|
|
struct pci_ops sh7786_pci_ops = {
|
|
.read = sh7786_pcie_read,
|
|
.write = sh7786_pcie_write,
|
|
};
|