mirror of
https://github.com/xcat2/xNBA.git
synced 2024-12-04 02:24:35 +00:00
22979c511e
Some of the gPXE romprefix.S code attempts to write to the ROM image, as allowed by the PCI spec. We do gracefully handle the case of read-only ROM images (for ISA ROMs and for normal bochs/qemu operation), but it can be handy to be able to use bochs to debug the code paths that depend on writable ROM images.
21 lines
800 B
Plaintext
21 lines
800 B
Plaintext
Index: memory/memory.cc
|
|
===================================================================
|
|
RCS file: /cvsroot/bochs/bochs/memory/memory.cc,v
|
|
retrieving revision 1.71
|
|
diff -u -r1.71 memory.cc
|
|
--- memory/memory.cc 18 Oct 2008 18:10:14 -0000 1.71
|
|
+++ memory/memory.cc 21 Oct 2008 19:47:07 -0000
|
|
@@ -172,7 +172,11 @@
|
|
break;
|
|
|
|
case 0x0: // Writes to ROM, Inhibit
|
|
- BX_DEBUG(("Write to ROM ignored: address 0x" FMT_PHY_ADDRX ", data %02x", a20addr, *data_ptr));
|
|
+ if ((a20addr & 0xfffe0000) == 0x000e0000) {
|
|
+ BX_DEBUG(("Write to ROM ignored: address 0x" FMT_PHY_ADDRX ", data %02x", a20addr, *data_ptr));
|
|
+ } else {
|
|
+ BX_MEM_THIS rom[(a20addr & EXROM_MASK) + BIOSROMSZ] = *data_ptr;
|
|
+ }
|
|
break;
|
|
|
|
default:
|