244 lines
7.2 KiB
C
244 lines
7.2 KiB
C
/*
|
|
* Definitions for RTL818x hardware
|
|
*
|
|
* Copyright 2007 Michael Wu <flamingice@sourmilk.net>
|
|
* Copyright 2007 Andrea Merello <andreamrl@tiscali.it>
|
|
*
|
|
* Based on the r8187 driver, which is:
|
|
* Copyright 2005 Andrea Merello <andreamrl@tiscali.it>, et al.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef RTL818X_H
|
|
#define RTL818X_H
|
|
|
|
struct rtl818x_csr {
|
|
u8 MAC[6];
|
|
u8 reserved_0[2];
|
|
__le32 MAR[2];
|
|
u8 RX_FIFO_COUNT;
|
|
u8 reserved_1;
|
|
u8 TX_FIFO_COUNT;
|
|
u8 BQREQ;
|
|
u8 reserved_2[4];
|
|
__le32 TSFT[2];
|
|
__le32 TLPDA;
|
|
__le32 TNPDA;
|
|
__le32 THPDA;
|
|
__le16 BRSR;
|
|
u8 BSSID[6];
|
|
u8 RESP_RATE;
|
|
u8 EIFS;
|
|
u8 reserved_3[1];
|
|
u8 CMD;
|
|
#define RTL818X_CMD_TX_ENABLE (1 << 2)
|
|
#define RTL818X_CMD_RX_ENABLE (1 << 3)
|
|
#define RTL818X_CMD_RESET (1 << 4)
|
|
u8 reserved_4[4];
|
|
__le16 INT_MASK;
|
|
__le16 INT_STATUS;
|
|
#define RTL818X_INT_RX_OK (1 << 0)
|
|
#define RTL818X_INT_RX_ERR (1 << 1)
|
|
#define RTL818X_INT_TXL_OK (1 << 2)
|
|
#define RTL818X_INT_TXL_ERR (1 << 3)
|
|
#define RTL818X_INT_RX_DU (1 << 4)
|
|
#define RTL818X_INT_RX_FO (1 << 5)
|
|
#define RTL818X_INT_TXN_OK (1 << 6)
|
|
#define RTL818X_INT_TXN_ERR (1 << 7)
|
|
#define RTL818X_INT_TXH_OK (1 << 8)
|
|
#define RTL818X_INT_TXH_ERR (1 << 9)
|
|
#define RTL818X_INT_TXB_OK (1 << 10)
|
|
#define RTL818X_INT_TXB_ERR (1 << 11)
|
|
#define RTL818X_INT_ATIM (1 << 12)
|
|
#define RTL818X_INT_BEACON (1 << 13)
|
|
#define RTL818X_INT_TIME_OUT (1 << 14)
|
|
#define RTL818X_INT_TX_FO (1 << 15)
|
|
__le32 TX_CONF;
|
|
#define RTL818X_TX_CONF_LOOPBACK_MAC (1 << 17)
|
|
#define RTL818X_TX_CONF_LOOPBACK_CONT (3 << 17)
|
|
#define RTL818X_TX_CONF_NO_ICV (1 << 19)
|
|
#define RTL818X_TX_CONF_DISCW (1 << 20)
|
|
#define RTL818X_TX_CONF_SAT_HWPLCP (1 << 24)
|
|
#define RTL818X_TX_CONF_R8180_ABCD (2 << 25)
|
|
#define RTL818X_TX_CONF_R8180_F (3 << 25)
|
|
#define RTL818X_TX_CONF_R8185_ABC (4 << 25)
|
|
#define RTL818X_TX_CONF_R8185_D (5 << 25)
|
|
#define RTL818X_TX_CONF_R8187vD (5 << 25)
|
|
#define RTL818X_TX_CONF_R8187vD_B (6 << 25)
|
|
#define RTL818X_TX_CONF_HWVER_MASK (7 << 25)
|
|
#define RTL818X_TX_CONF_DISREQQSIZE (1 << 28)
|
|
#define RTL818X_TX_CONF_PROBE_DTS (1 << 29)
|
|
#define RTL818X_TX_CONF_HW_SEQNUM (1 << 30)
|
|
#define RTL818X_TX_CONF_CW_MIN (1 << 31)
|
|
__le32 RX_CONF;
|
|
#define RTL818X_RX_CONF_MONITOR (1 << 0)
|
|
#define RTL818X_RX_CONF_NICMAC (1 << 1)
|
|
#define RTL818X_RX_CONF_MULTICAST (1 << 2)
|
|
#define RTL818X_RX_CONF_BROADCAST (1 << 3)
|
|
#define RTL818X_RX_CONF_FCS (1 << 5)
|
|
#define RTL818X_RX_CONF_DATA (1 << 18)
|
|
#define RTL818X_RX_CONF_CTRL (1 << 19)
|
|
#define RTL818X_RX_CONF_MGMT (1 << 20)
|
|
#define RTL818X_RX_CONF_ADDR3 (1 << 21)
|
|
#define RTL818X_RX_CONF_PM (1 << 22)
|
|
#define RTL818X_RX_CONF_BSSID (1 << 23)
|
|
#define RTL818X_RX_CONF_RX_AUTORESETPHY (1 << 28)
|
|
#define RTL818X_RX_CONF_CSDM1 (1 << 29)
|
|
#define RTL818X_RX_CONF_CSDM2 (1 << 30)
|
|
#define RTL818X_RX_CONF_ONLYERLPKT (1 << 31)
|
|
__le32 INT_TIMEOUT;
|
|
__le32 TBDA;
|
|
u8 EEPROM_CMD;
|
|
#define RTL818X_EEPROM_CMD_READ (1 << 0)
|
|
#define RTL818X_EEPROM_CMD_WRITE (1 << 1)
|
|
#define RTL818X_EEPROM_CMD_CK (1 << 2)
|
|
#define RTL818X_EEPROM_CMD_CS (1 << 3)
|
|
#define RTL818X_EEPROM_CMD_NORMAL (0 << 6)
|
|
#define RTL818X_EEPROM_CMD_LOAD (1 << 6)
|
|
#define RTL818X_EEPROM_CMD_PROGRAM (2 << 6)
|
|
#define RTL818X_EEPROM_CMD_CONFIG (3 << 6)
|
|
u8 CONFIG0;
|
|
u8 CONFIG1;
|
|
u8 CONFIG2;
|
|
#define RTL818X_CONFIG2_ANTENNA_DIV (1 << 6)
|
|
__le32 ANAPARAM;
|
|
u8 MSR;
|
|
#define RTL818X_MSR_NO_LINK (0 << 2)
|
|
#define RTL818X_MSR_ADHOC (1 << 2)
|
|
#define RTL818X_MSR_INFRA (2 << 2)
|
|
#define RTL818X_MSR_MASTER (3 << 2)
|
|
#define RTL818X_MSR_ENEDCA (4 << 2)
|
|
u8 CONFIG3;
|
|
#define RTL818X_CONFIG3_ANAPARAM_WRITE (1 << 6)
|
|
#define RTL818X_CONFIG3_GNT_SELECT (1 << 7)
|
|
u8 CONFIG4;
|
|
#define RTL818X_CONFIG4_POWEROFF (1 << 6)
|
|
#define RTL818X_CONFIG4_VCOOFF (1 << 7)
|
|
u8 TESTR;
|
|
u8 reserved_9[2];
|
|
u8 PGSELECT;
|
|
u8 SECURITY;
|
|
__le32 ANAPARAM2;
|
|
u8 reserved_10[12];
|
|
__le16 BEACON_INTERVAL;
|
|
__le16 ATIM_WND;
|
|
__le16 BEACON_INTERVAL_TIME;
|
|
__le16 ATIMTR_INTERVAL;
|
|
u8 PHY_DELAY;
|
|
u8 CARRIER_SENSE_COUNTER;
|
|
u8 reserved_11[2];
|
|
u8 PHY[4];
|
|
__le16 RFPinsOutput;
|
|
__le16 RFPinsEnable;
|
|
__le16 RFPinsSelect;
|
|
__le16 RFPinsInput;
|
|
__le32 RF_PARA;
|
|
__le32 RF_TIMING;
|
|
u8 GP_ENABLE;
|
|
u8 GPIO0;
|
|
u8 GPIO1;
|
|
u8 reserved_12;
|
|
__le32 HSSI_PARA;
|
|
u8 reserved_13[4];
|
|
u8 TX_AGC_CTL;
|
|
#define RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT (1 << 0)
|
|
#define RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT (1 << 1)
|
|
#define RTL818X_TX_AGC_CTL_FEEDBACK_ANT (1 << 2)
|
|
u8 TX_GAIN_CCK;
|
|
u8 TX_GAIN_OFDM;
|
|
u8 TX_ANTENNA;
|
|
u8 reserved_14[16];
|
|
u8 WPA_CONF;
|
|
u8 reserved_15[3];
|
|
u8 SIFS;
|
|
u8 DIFS;
|
|
u8 SLOT;
|
|
u8 reserved_16[5];
|
|
u8 CW_CONF;
|
|
#define RTL818X_CW_CONF_PERPACKET_CW_SHIFT (1 << 0)
|
|
#define RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT (1 << 1)
|
|
u8 CW_VAL;
|
|
u8 RATE_FALLBACK;
|
|
#define RTL818X_RATE_FALLBACK_ENABLE (1 << 7)
|
|
u8 ACM_CONTROL;
|
|
u8 reserved_17[24];
|
|
u8 CONFIG5;
|
|
u8 TX_DMA_POLLING;
|
|
u8 reserved_18[2];
|
|
__le16 CWR;
|
|
u8 RETRY_CTR;
|
|
u8 reserved_19[3];
|
|
__le16 INT_MIG;
|
|
/* RTL818X_R8187B_*: magic numbers from ioregisters */
|
|
#define RTL818X_R8187B_B 0
|
|
#define RTL818X_R8187B_D 1
|
|
#define RTL818X_R8187B_E 2
|
|
__le32 RDSAR;
|
|
__le16 TID_AC_MAP;
|
|
u8 reserved_20[4];
|
|
u8 ANAPARAM3;
|
|
u8 reserved_21[5];
|
|
__le16 FEMR;
|
|
u8 reserved_22[4];
|
|
__le16 TALLY_CNT;
|
|
u8 TALLY_SEL;
|
|
} __attribute__((packed));
|
|
|
|
struct rtl818x_rf_ops {
|
|
char *name;
|
|
void (*init)(struct ieee80211_hw *);
|
|
void (*stop)(struct ieee80211_hw *);
|
|
void (*set_chan)(struct ieee80211_hw *, struct ieee80211_conf *);
|
|
void (*conf_erp)(struct ieee80211_hw *, struct ieee80211_bss_conf *);
|
|
};
|
|
|
|
/**
|
|
* enum rtl818x_tx_desc_flags - Tx/Rx flags are common between RTL818X chips
|
|
*
|
|
* @RTL818X_TX_DESC_FLAG_NO_ENC: Disable hardware based encryption.
|
|
* @RTL818X_TX_DESC_FLAG_TX_OK: TX frame was ACKed.
|
|
* @RTL818X_TX_DESC_FLAG_SPLCP: Use short preamble.
|
|
* @RTL818X_TX_DESC_FLAG_MOREFRAG: More fragments follow.
|
|
* @RTL818X_TX_DESC_FLAG_CTS: Use CTS-to-self protection.
|
|
* @RTL818X_TX_DESC_FLAG_RTS: Use RTS/CTS protection.
|
|
* @RTL818X_TX_DESC_FLAG_LS: Last segment of the frame.
|
|
* @RTL818X_TX_DESC_FLAG_FS: First segment of the frame.
|
|
*/
|
|
enum rtl818x_tx_desc_flags {
|
|
RTL818X_TX_DESC_FLAG_NO_ENC = (1 << 15),
|
|
RTL818X_TX_DESC_FLAG_TX_OK = (1 << 15),
|
|
RTL818X_TX_DESC_FLAG_SPLCP = (1 << 16),
|
|
RTL818X_TX_DESC_FLAG_RX_UNDER = (1 << 16),
|
|
RTL818X_TX_DESC_FLAG_MOREFRAG = (1 << 17),
|
|
RTL818X_TX_DESC_FLAG_CTS = (1 << 18),
|
|
RTL818X_TX_DESC_FLAG_RTS = (1 << 23),
|
|
RTL818X_TX_DESC_FLAG_LS = (1 << 28),
|
|
RTL818X_TX_DESC_FLAG_FS = (1 << 29),
|
|
RTL818X_TX_DESC_FLAG_DMA = (1 << 30),
|
|
RTL818X_TX_DESC_FLAG_OWN = (1 << 31)
|
|
};
|
|
|
|
enum rtl818x_rx_desc_flags {
|
|
RTL818X_RX_DESC_FLAG_ICV_ERR = (1 << 12),
|
|
RTL818X_RX_DESC_FLAG_CRC32_ERR = (1 << 13),
|
|
RTL818X_RX_DESC_FLAG_PM = (1 << 14),
|
|
RTL818X_RX_DESC_FLAG_RX_ERR = (1 << 15),
|
|
RTL818X_RX_DESC_FLAG_BCAST = (1 << 16),
|
|
RTL818X_RX_DESC_FLAG_PAM = (1 << 17),
|
|
RTL818X_RX_DESC_FLAG_MCAST = (1 << 18),
|
|
RTL818X_RX_DESC_FLAG_QOS = (1 << 19), /* RTL8187(B) only */
|
|
RTL818X_RX_DESC_FLAG_TRSW = (1 << 24), /* RTL8187(B) only */
|
|
RTL818X_RX_DESC_FLAG_SPLCP = (1 << 25),
|
|
RTL818X_RX_DESC_FLAG_FOF = (1 << 26),
|
|
RTL818X_RX_DESC_FLAG_DMA_FAIL = (1 << 27),
|
|
RTL818X_RX_DESC_FLAG_LS = (1 << 28),
|
|
RTL818X_RX_DESC_FLAG_FS = (1 << 29),
|
|
RTL818X_RX_DESC_FLAG_EOR = (1 << 30),
|
|
RTL818X_RX_DESC_FLAG_OWN = (1 << 31)
|
|
};
|
|
|
|
#endif /* RTL818X_H */
|