267 lines
6.8 KiB
C
267 lines
6.8 KiB
C
|
/*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License, version 2, as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
||
|
|
*
|
||
|
|
* Copyright IBM Corp. 2008
|
||
|
|
*
|
||
|
|
* Authors: Hollis Blanchard <hollisb@us.ibm.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/kvm_host.h>
|
||
|
|
#include <asm/disassemble.h>
|
||
|
|
|
||
|
|
#include "booke.h"
|
||
|
|
|
||
|
|
#define OP_19_XOP_RFI 50
|
||
|
|
|
||
|
|
#define OP_31_XOP_MFMSR 83
|
||
|
|
#define OP_31_XOP_WRTEE 131
|
||
|
|
#define OP_31_XOP_MTMSR 146
|
||
|
|
#define OP_31_XOP_WRTEEI 163
|
||
|
|
|
||
|
|
static void kvmppc_emul_rfi(struct kvm_vcpu *vcpu)
|
||
|
|
{
|
||
|
|
vcpu->arch.pc = vcpu->arch.srr0;
|
||
|
|
kvmppc_set_msr(vcpu, vcpu->arch.srr1);
|
||
|
|
}
|
||
|
|
|
||
|
|
int kvmppc_booke_emulate_op(struct kvm_run *run, struct kvm_vcpu *vcpu,
|
||
|
|
unsigned int inst, int *advance)
|
||
|
|
{
|
||
|
|
int emulated = EMULATE_DONE;
|
||
|
|
int rs;
|
||
|
|
int rt;
|
||
|
|
|
||
|
|
switch (get_op(inst)) {
|
||
|
|
case 19:
|
||
|
|
switch (get_xop(inst)) {
|
||
|
|
case OP_19_XOP_RFI:
|
||
|
|
kvmppc_emul_rfi(vcpu);
|
||
|
|
kvmppc_set_exit_type(vcpu, EMULATED_RFI_EXITS);
|
||
|
|
*advance = 0;
|
||
|
|
break;
|
||
|
|
|
||
|
|
default:
|
||
|
|
emulated = EMULATE_FAIL;
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
break;
|
||
|
|
|
||
|
|
case 31:
|
||
|
|
switch (get_xop(inst)) {
|
||
|
|
|
||
|
|
case OP_31_XOP_MFMSR:
|
||
|
|
rt = get_rt(inst);
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.msr;
|
||
|
|
kvmppc_set_exit_type(vcpu, EMULATED_MFMSR_EXITS);
|
||
|
|
break;
|
||
|
|
|
||
|
|
case OP_31_XOP_MTMSR:
|
||
|
|
rs = get_rs(inst);
|
||
|
|
kvmppc_set_exit_type(vcpu, EMULATED_MTMSR_EXITS);
|
||
|
|
kvmppc_set_msr(vcpu, vcpu->arch.gpr[rs]);
|
||
|
|
break;
|
||
|
|
|
||
|
|
case OP_31_XOP_WRTEE:
|
||
|
|
rs = get_rs(inst);
|
||
|
|
vcpu->arch.msr = (vcpu->arch.msr & ~MSR_EE)
|
||
|
|
| (vcpu->arch.gpr[rs] & MSR_EE);
|
||
|
|
kvmppc_set_exit_type(vcpu, EMULATED_WRTEE_EXITS);
|
||
|
|
break;
|
||
|
|
|
||
|
|
case OP_31_XOP_WRTEEI:
|
||
|
|
vcpu->arch.msr = (vcpu->arch.msr & ~MSR_EE)
|
||
|
|
| (inst & MSR_EE);
|
||
|
|
kvmppc_set_exit_type(vcpu, EMULATED_WRTEE_EXITS);
|
||
|
|
break;
|
||
|
|
|
||
|
|
default:
|
||
|
|
emulated = EMULATE_FAIL;
|
||
|
|
}
|
||
|
|
|
||
|
|
break;
|
||
|
|
|
||
|
|
default:
|
||
|
|
emulated = EMULATE_FAIL;
|
||
|
|
}
|
||
|
|
|
||
|
|
return emulated;
|
||
|
|
}
|
||
|
|
|
||
|
|
int kvmppc_booke_emulate_mtspr(struct kvm_vcpu *vcpu, int sprn, int rs)
|
||
|
|
{
|
||
|
|
int emulated = EMULATE_DONE;
|
||
|
|
|
||
|
|
switch (sprn) {
|
||
|
|
case SPRN_DEAR:
|
||
|
|
vcpu->arch.dear = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_ESR:
|
||
|
|
vcpu->arch.esr = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_DBCR0:
|
||
|
|
vcpu->arch.dbcr0 = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_DBCR1:
|
||
|
|
vcpu->arch.dbcr1 = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_DBSR:
|
||
|
|
vcpu->arch.dbsr &= ~vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_TSR:
|
||
|
|
vcpu->arch.tsr &= ~vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_TCR:
|
||
|
|
vcpu->arch.tcr = vcpu->arch.gpr[rs];
|
||
|
|
kvmppc_emulate_dec(vcpu);
|
||
|
|
break;
|
||
|
|
|
||
|
|
/* Note: SPRG4-7 are user-readable. These values are
|
||
|
|
* loaded into the real SPRGs when resuming the
|
||
|
|
* guest. */
|
||
|
|
case SPRN_SPRG4:
|
||
|
|
vcpu->arch.sprg4 = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_SPRG5:
|
||
|
|
vcpu->arch.sprg5 = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_SPRG6:
|
||
|
|
vcpu->arch.sprg6 = vcpu->arch.gpr[rs]; break;
|
||
|
|
case SPRN_SPRG7:
|
||
|
|
vcpu->arch.sprg7 = vcpu->arch.gpr[rs]; break;
|
||
|
|
|
||
|
|
case SPRN_IVPR:
|
||
|
|
vcpu->arch.ivpr = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR0:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_CRITICAL] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR1:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_MACHINE_CHECK] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR2:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DATA_STORAGE] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR3:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_INST_STORAGE] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR4:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_EXTERNAL] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR5:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_ALIGNMENT] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR6:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_PROGRAM] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR7:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_FP_UNAVAIL] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR8:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_SYSCALL] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR9:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_AP_UNAVAIL] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR10:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DECREMENTER] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR11:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_FIT] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR12:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_WATCHDOG] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR13:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DTLB_MISS] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR14:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_ITLB_MISS] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR15:
|
||
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DEBUG] = vcpu->arch.gpr[rs];
|
||
|
|
break;
|
||
|
|
|
||
|
|
default:
|
||
|
|
emulated = EMULATE_FAIL;
|
||
|
|
}
|
||
|
|
|
||
|
|
return emulated;
|
||
|
|
}
|
||
|
|
|
||
|
|
int kvmppc_booke_emulate_mfspr(struct kvm_vcpu *vcpu, int sprn, int rt)
|
||
|
|
{
|
||
|
|
int emulated = EMULATE_DONE;
|
||
|
|
|
||
|
|
switch (sprn) {
|
||
|
|
case SPRN_IVPR:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivpr; break;
|
||
|
|
case SPRN_DEAR:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.dear; break;
|
||
|
|
case SPRN_ESR:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.esr; break;
|
||
|
|
case SPRN_DBCR0:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.dbcr0; break;
|
||
|
|
case SPRN_DBCR1:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.dbcr1; break;
|
||
|
|
case SPRN_DBSR:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.dbsr; break;
|
||
|
|
|
||
|
|
case SPRN_IVOR0:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_CRITICAL];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR1:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_MACHINE_CHECK];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR2:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_DATA_STORAGE];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR3:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_INST_STORAGE];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR4:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_EXTERNAL];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR5:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_ALIGNMENT];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR6:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_PROGRAM];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR7:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_FP_UNAVAIL];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR8:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_SYSCALL];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR9:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_AP_UNAVAIL];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR10:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_DECREMENTER];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR11:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_FIT];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR12:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_WATCHDOG];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR13:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_DTLB_MISS];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR14:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_ITLB_MISS];
|
||
|
|
break;
|
||
|
|
case SPRN_IVOR15:
|
||
|
|
vcpu->arch.gpr[rt] = vcpu->arch.ivor[BOOKE_IRQPRIO_DEBUG];
|
||
|
|
break;
|
||
|
|
|
||
|
|
default:
|
||
|
|
emulated = EMULATE_FAIL;
|
||
|
|
}
|
||
|
|
|
||
|
|
return emulated;
|
||
|
|
}
|